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  
Abstract— Recently we have shown that it is possible to 
represent continuous amplitude, continuous time, band 
limited signals with an error as small as desired using pulse 
trains via the integrate and fire converter (IFC). The IFC is 
an ultra low power converter and processing with pulse 
trains is compatible with the trends in the silicon technology 
for very low supply voltages. This paper presents the 
definition of addition in pulse trains created by the IFC 
using exclusively timing information, and proofs that it 
constitutes an Abelian group in the space of IFC pulse 
trains. We also show that pulse domain addition 
corresponds to pointwise addition of analog signals. 
 
Index Terms— Algebraic signal processing, integrate and fire 
sampler, inter-pulse interval, pulse train processing. 
 
I. INTRODUCTION 
 The dependence of digital representations in signal 
processing is overwhelming. The reason it is difficult to think 
of computation without numbers is due to the ubiquitous role of 
the digital computer, which implements the mathematical 
operators defined in the Church-Turing computability theory. 
The Whittaker-Shannon-Nyquist theorem opens the possibility 
of representing continuous amplitude time signals with finite 
bandwidth as strings of numbers and allowed the use of digital 
computers to process real world data. However, the concept of 
computation is much broader and our brain is a living proof that 
it can compute without using number based representations 
(although it can learn how to do arithmetic with numbers during 
childhood) [1]. By converting continuous time signal to 
numbers and operating on them with digital computers, our 
technology has grown drastically in precision and 
sophistication. This is the well-accepted way of doing 
computation and it will remain so for many years to come in 
computer clusters and mainframes because several years of 
algorithmic development have been invested in this technology. 
However, growing application domains such as portable 
computing systems are experiencing constant design tradeoffs 
as the flexibility and multi-purpose functionality is based on 
increasingly sophisticated software, which cost clock-cycles. 
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Since clock-cycles cost power, the battery power budget is a 
limiting factor. Video processing is going to be the next big 
number crunching application for cellphones, and it will shorten 
battery life even further.  
The other worrisome trend is the slowdown of innovation in 
silicon technology, the famous Moore’s law. We cannot expect 
to continue seeing a doubling of computer power every 2 years. 
Moreover, we can expect the dynamic range of silicon devices 
to decrease to supply voltages of 0.3V~0.4 V or lower and with 
much higher speeds. This in fact follows the CMOS technology 
trend: as we move towards scaled nanometer CMOS nodes, the 
voltage headroom is reduced whereas the time resolution (gate 
delay) is improved. Based on a recent comprehensive study [2], 
A/D performance in terms of dynamic range and signal-to-noise 
ratio (SNR) does not necessarily benefit from these scaled 
nanometer nodes. All these concerns are being dealt with 
piecemeal approaches and have not triggered yet a massive 
reevaluation of other forms of computation.  
Von Neumann, who invented the first digital computer, 
proposed an alternative to binary arithmetic in a 1952 lecture 
entitled “Probability logic and the synthesis of reliable 
organisms from unreliable components”[3]. He proved that 
reliable automata/networks, i.e., networks with a probability of 
output error Pe < 0.5 can be designed using a cascade of three-
input majority gates, if the component probability of failure pe 
≤ 0.0073, and that reliable computation is impossible if pe ≥ 1/6. 
Gaines in 1967 [4], [5] proposed to use the probability of a 
binary value to encode an analog value and he created the term 
stochastic computing. A quantity is represented by a clocked 
sequence of logic levels generated by a random process 
(Bernoulli sequence).  He proposed 3 linear mappings to 
transform analog variables into probabilities with digital gates 
(i.e. 0 for zero probability, 1 for maximum range, and the 
probability in between).  Finite state machines could operate 
with these probabilities to do computation [4], or 
implementations based on neural networks [6], but one of the 
problems is poor scaling with precision. More recently, 
computer scientists interested in low power implementations 
picked up the idea [7], and a recent survey appears in [8]. We 
are not aware of other alternatives within the realm of 
computation theory. Neuromorphic architectures such as the 
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Liquid State Machine [9] are silicon implementations of brain 
style computation. They have been proved universal computers 
[9], but they use learned mappings and they impose a style of 
approximations that constrain the type of problems that can be 
solved, i.e. arithmetic is not one of their strengths, so we will 
not review this literature.  
Our work attempts to present an alternative to digital signal 
processing by converting analog signal voltages into time 
between pulses (+/-1), implemented by an integrate and fire 
converter (IFC) [10], [11] of Fig. 1. First, we proved that it is 
possible to reconstruct analog signals with finite bandwidth 
from pulse trains with an error as small as required, mimicking 
the Nyquist theorem result [10]. This provides a solid 
foundation to develop a signal processing theory based on 
pulse-based representations, which is the goal of our work. 
Therefore a continuous time pulse train can represent a 
continuous amplitude signal, and the goal is to operate 
algebraically with these pulse trains. Only timid attempts are 
known in this direction. During the 1980’s, efforts were made 
to develop pulse train signaling methods to build efficient 
analog silicon networks. Murray [12], [13] reviewed pulse 
encoding methods such as pulse amplitude, width, delay and 
frequency modulation with pulse arithmetic performed at the 
neuron/synapse level. Miura et al. [14] proposed using 
magnetic cores with storing and voltage-time integrating 
property for performing pulse arithmetic. These are outside the 
scope of this paper as the pulse trains here are generated by an 
IFC and the arithmetic is performed deterministically in the 
pulse domain without integrating back to the amplitude domain. 
Inspired by biology, Lazar group [15]–[17] has worked with 
sets of IFC with different parameters to create population 
encoding for single or multiple sensors, and the results are very 
exciting for video processing, and mimic what is known in the 
visual cortex. However, his approach is not signal processing 
(arithmetic) oriented. McCormick [18] has modeled the IFC as 
a cascade of integrator, uniform quantizer and differentiator. In 
their formulation to perform arithmetic computations in the 
pulse domain, a quantized version of the integral has to be 
reconstructed, and addition/multiplication can be done over the 
quantized waveform, which yields another quantized 
waveform. The resulting quantized waveform is converted back 
to pulses using the differentiator. Unfortunately the pulses 
created by this differentiated waveform may violate the 
constraint that the time between pulses is a constant defined by 
the threshold, i.e. it cannot be produced by an IFC. We propose 
a radically different, systematic, approach of performing 
computations in the pulse domain without reconstructing the 
quantized waveform. This paper discusses about pulse domain 
addition, and multiplication will be presented in a companion 
paper.  
The rest of the paper is organized as follows: Section II 
describes the IFC in detail and contrasts it with Nyquist 
samplers. In section III, we present theoretical foundations for 
algebraic operations in pulse trains and propose theorems for 
performing addition in the pulse domain. In section IV, we 
study various group axioms and show that pulse domain 
addition constitutes an Abelian group in the space of IFC pulse 
trains. In section V, we numerically evaluate the theorems and 
study the behavior of pulse domain addition under variation of 
different parameters.   
II. INTEGRATE AND FIRE SAMPLER 
We have designed a special hardware device called the 
integrate-and fire converter (IFC) that mimics the way the 
neuron works, but we assume that its output is a deterministic 
signal. Our goal is to represent the continuous amplitude signal 
in a compressed manner and create an injective mapping (one 
to one with a unique inverse) between the two representations, 
imposing as a constraint finite bandwidth as employed in 
Nyquist theory. The IFC is a very simple device because it 
integrates the input and when the voltage at the capacitor 
reaches a threshold it creates a pulse, and resets the capacitor 
[19]. For practical purposes we found out that the number of 
pulses is substantially decreased if the IFC has a positive and 
negative threshold [20]. The IFC model is presented in Fig. 1  
 
 
Fig. 1. Block diagram of integrate and fire sampler 
The continuous function 𝑓(𝑡) is convolved with an 
“averaging function”, ℎ𝑘(𝑡). The result is compared against 
two fixed thresholds and when either of these is reached, a pulse 
is created at time 𝑡𝑘 preserving the threshold polarity (positive 
or negative). The value of the integrator is reset and held at this 
state depending on the refractory period specified by 𝝉; the 
process then repeats. The output pulse train is defined over a 
discrete set of non-uniformly spaced times. Each of the pulse 
intervals 𝑡𝑘 satisfies the condition 
𝜃+,− = ∫ 𝑓(𝜏)ℎ𝑘(𝑡 − 𝜏)𝑑𝜏
𝑡𝑘
𝑡𝑘−1
 (1) 
One common form of ℎ𝑘(𝑡) is a first order lowpass 
filter 
1
𝐶
𝑒
−𝑡
𝑅𝐶 𝑢(𝑡𝑘 − 𝑡𝑘−1). The constants 𝑅 and 𝐶 represent the 
resistance and the capacitor values in the hardware 
implementation of the leaky integrator. To reconstruct the 
original signal from the samples a basis  is selected in a frame 
(e.g. splines) and express the approximation as 𝑓(𝑡) =
∑ 𝑎𝑘𝜙𝑘(𝑡)
𝑀
𝑘=1  where 𝑎𝑘 are obtained by linear regression ?⃗? =
𝑆?⃗?, where S is a matrix of terms constructed by integrating the 
basis set over the time intervals of sequential IFC pulses [10].  
We show in [10] that  
‖𝑓(𝑡) − 𝑓(𝑡)‖
∞
≤ 𝐶𝜃 (2) 
where 𝐶 is a constant only dependent on the window of analysis 
and basis functions, and  is the IFC threshold. We have studied 
the use of this device as an ADC replacement and found out that 
the area and power consumption is smaller than most of the 
ADCs available: a single channel IF has ~ 30 transistors, with a 
layout box of 100 m X 100 m using CMOS 0.6 μm 
technology and with a figure of merit  (FOM) of 0.6 pJ/conv for 
an 8 bit converter [11]. The pulse train created by the IFC takes 
advantage of the signal time structure, and at least for the 
impulsive class of signals it can reduce the sampling rates, for 
a given reconstruction fidelity, with respect to Nyquist samples 
[21]–[23]. It can therefore be interpreted as a compressed 
representation of the analog input signal for this signal class.  
It is instructive to compare the IFC with Nyquist samplers. 
Any finite bandwidth real signal 𝑓(𝑡) defined in the real line, 
can be exactly recovered from the samples 𝑓(𝑛𝑇) obtained 
using delta functions as  
𝑓(𝑡)|𝑡=𝑛𝑇 = ∑ ∫ 𝑓(𝜆)𝛿(𝜆 − 𝑛𝑇)𝑑𝜆
∞
−∞
∞
𝑛=−∞
 
 
(3) 
when 1 𝑇⁄ > 2𝑓𝑚𝑎𝑥 [24]. In practice, instead of the delta 
function, A/D converters use very short pulses of duration t, 
i.e.  
𝑓(𝑡)|𝑡=𝑛𝑇 ≈ ∑ ∫ 𝑓(𝜆)𝑑𝜆
𝑛𝑇+∆𝑡
𝑛𝑇
∞
𝑛=−∞
 
 
(4) 
Suppose that we constrain the area of the integral to a constant 
, i.e.  
∫ 𝑓(𝜆)𝑑𝜆 = 𝜃
𝑡𝑛+∆𝑡𝑛
𝑡𝑛
 
 
(5) 
which is exactly what the IFC does. We changed the notation 
from 𝑛𝑇 to 𝑡𝑛 because the new representation can be aperiodic. 
Substituting eqn. 5 in eqn. 4 yields 
𝑓(𝑡)|𝑡=𝑡𝑛 = ∑ ∫ 𝑓(𝜆)𝑑𝜆
𝑡𝑛+∆𝑡𝑛
𝑡𝑛
∞
𝑛=−∞
 
 
(6) 
This shows that the normalization, which is strictly enforced by 
the hardware, has destroyed the sampling relationship (𝑓(𝑡𝑛) is 
always a multiple of , but notice that now there is no need for 
an external clock as long as we reset the integration when the 
constraint is met, and repeat the process. As a first 
approximation let us think that the integration up to creates 
rectangles of constant area with an height given by 𝑓(𝑡𝑛)  and 
base t, such that 𝑓(𝑡𝑛) ∙ ∆𝑡𝑛 = 𝜃. If we measure ∆𝑡𝑛 precisely, 
we still can find the amplitude of the continuous time signal at 
time 𝑡𝑛. In order to measure time precisely, the IFC puts out a 
pulse when the capacitor is reset, and the process creates a 
pulse train. The differences between pulses are tn apart, and 
from this we can infer by normalization the amplitude 𝑓(𝑡𝑛). 
Our previous work shows that we still can recover 𝑓(𝑡) from 
the pulse train (eqn. 2) with an error as small as required, so this 
process is an alternative to Nyquist sampling [10], [11].  

It is interesting that the IFC has dual properties compared with 
the conventional A/D because it has much simpler 
implementation at the frontend, but requires more computation 
at the backend. For portable applications it is therefore 
preferred both by the lower power as well as by the lower data 
rates for some signals. The IFC also advances signal 
representation theory. In signal processing, the signal 
decomposition in terms of delta and Heaviside functions is very 
well known and thoroughly studied. The IFC provides a 
different picture: any finite bandwidth signal can also be exactly 
reconstructed by rectangles of constant area, where the ratio of 
the amplitude and the base change with the signal shape. This 
intuition is going to be critical for the definition of the algebra 
on pulse trains.
III. ALGEBRA ON IFC PULSE TRAINS 
 
Currently, the normal way to operate with pulse trains [25], 
[26] is with a neuromorphic style of computation, which 
implements learned input-output mappings, and assumes a 
stochastic model for the events. Alternatively, we propose to 
operate algebraically with pulse trains, using a deterministic 
(functional) framework. This is not trivial because pulse trains 
are functions of continuous time; therefore, this means defining 
an algebra of continuous linear operators (operator algebras) 
[27]. Besides being complicated, it will likely be 
computationally impractical as an alternative for arithmetic 
implementations. However, the pulse trains created by the IFC 
have a very important property that makes the distance between 
consecutive pulses equal to the threshold which simplifies 
greatly the definition of the operator algebra. Since operating 
algebraically with successive pulse time differences 
corresponds to operating algebraically with the amplitude 
values of the input signal, when the goal is to pointwise add 
input signals we will sequentially add pairs of pulse trains; 
when the goal is to pointwise multiply analog signals, we will 
sequentially multiply pairs of pulse trains. This has the added 
advantage that the computation is online, apart from a variable 
delay given by the longest of the pulse pair distances. The 
difficulty is that we need to include in the resulting pulse trains 
extra pulses that still comply with the area constraint, i.e. which 
would be produced by an IFC with the same parameters 
working on the sum (or product) analog signal. This outlined 
direction takes us to a much more familiar territory. We will 
need to define an algebra over IFC pulse trains in continuous 
time using consecutive differences between pulses, which are 
real numbers. If we are successful, then we have created an 
isomorphism between the algebra on signal amplitudes, and the 
pulse trains created by the IFC.  
The proposed pulse domain addition relies on the fact that the 
time between two pulses satisfies the area constraint; therefore, 
to add pulse trains, it is imperative to relate pulse differences to 
areas to find out when to include pulses in the time line resulting 
from the binary operation of addition. Because pulses occurring 
in two signals are asynchronous, it is also necessary to quantify 
carryovers between subsequent evaluations. Therefore, we start 
with preliminary definitions that will allow the implementation 
of the binary operations in pulse trains. 
A. Definitions 
Pulse train: Let us define a pulse train P as an ordered sequence 
of events over time with positive (+) or negative (-) polarity 
𝑃 = {𝑝𝑡𝑘} (7) 
where 𝑡𝑘 ∈ ℜ, 𝑝 = ±1, 𝑘 = −∞, … , 0, 1, … ∞. Apart from 
polarity, which can be handled separately, the time between 
pulses is our main interest. Notice that P is an ordered set, so 
we cannot change the element order. In order to enforce the time 
evolution, let us further denote as 𝐷𝑘 the time between two 
consecutive events (left to right order), i.e. 𝐷𝑘 = 𝑝𝑡𝑘 −
𝑝𝑡𝑘−1 , 𝐷𝑘 ∈ ℜ
+, 𝑘 = 1,2, … ∞. Along with the polarity of the 
corresponding pulses, the underlying set for our field, becomes 
the real numbers ℜ.  
Constant area: Every pulse interval, 𝐷𝑘 resulting from the 
binary pulse train operations must satisfy the condition in eqn. 
1, i.e., ∫ 𝑓(𝑡)𝑒𝛼(𝑡−𝑡𝑘+1)𝑑𝑡
𝑡𝑘+1
𝑡𝑘+𝜏
 (𝛼 and 𝜏 are the leak factor and 
refractory period respectively), which implies that the area 
under the timing between the pulses should always be equal to 
one constant area. The number of constant areas resulting from 
binary operations governs the number of pulses in the output. 
 Resultant sum area (RSA): RSA is the sum of the rate of areas 
of the operands in a given interval. It yields the total constant 
areas in an interval due to addition of operands.  
Excess area: It is the fraction of the constant area that remains 
after the occurrence of one or more pulses in the output due to 
addition. The excess area that remains is carried over to the next 
interval. It is given by: Net sum area − ⌊Net sum area⌋. 
Net sum area (NSA): NSA of an interval is given by the sum of 
excess area and RSA. It represents the total constant area after 
the occurrence of the last pulse in the output due to addition. 
The number of pulses in an interval resulting from addition is 
given by ⌊Net sum area⌋, where ⌊ . ⌋  is the floor operator.  
 
B. Assumptions 
Assumption 1: We assume that the rate of area per unit time 
within every pulse interval 𝐷𝑘 is constant i.e., the threshold 
(constant area) is reached linearly. This approximation is 
accurate for periodic pulse trains (constant signals) as shown in 
Fig. 2(a). In case of aperiodic pulse trains, the approximation is 
very good for small 𝐷𝑘, while if 𝐷𝑘 is large it results in an error 
that is a fraction of . The capacitor charging equation would 
be more accurate if needed. This assumption is necessary to find 
the rate of area of the operands in a given time within an 
interval.  
Assumption 2: For mathematical convenience, the refractory 
period is assumed to be zero. This does not affect the proofs. In 
fact, the refractory period can be simply added to the resulting 
pulse timing without any error. 
Assumption 3: The computation of areas is done at every pulse 
timing to respect the inherent time structure. This interval wise 
addition ensures that the changes in rate of areas i.e., inter pulse 
intervals between the pulse trains and changes in RSA are 
accounted for in the resultant pulse timings. For instance, 
consider the addition of three pulse trains namely augend, 
addend 1, and addend 2 pulse trains shown in Fig. 2(b). Among 
the pulse trains, the first pulse occurs at 𝑡𝑢1; therefore the 
computation of areas for the three pulse trains is done during 
the time interval (0, 𝑡𝑢1). The next pulse occurs at 𝑡𝑑1  and 
hence the computation of areas is done during the time interval 
(𝑡𝑢1 , 𝑡𝑑1). For the pulse trains shown in Fig. 2(b), there are eight 
different pulse intervals at which the areas are computed to 
ensure that the variations in RSA are accounted for in the 
resultant pulse timings. 
 
 
Fig. 2. (a) Illustration of the assumption of constant increase in area 
within every pulse interval. (b) Illustration of interval wise addition 
at every pulse timing. 
C. Theorem 1: Addition of pulses 
For 𝑗 = 1, 2, 3, ⋯ 𝑚, let 𝑡𝑢𝑗 and 𝑡𝑑1  denote the pulse times 
with positive polarities of an augend pulse train and addend 
pulse train respectively. Suppose that 𝑇𝑘denotes the pulse time 
of the resultant sum of augend pulse train and addend pulse 
train, and 0 = 𝑡𝑢0(= 𝑡𝑑0) < 𝑡𝑢1 < 𝑡𝑢2 ⋯ < 𝑡𝑢𝑚 ≤ 𝑡𝑑1  then    
a. For 𝑘 = 1, 2, 3, ⋯ 𝑚, 𝑇𝑘 = 𝑡𝑢𝑘−1 +
(𝑡𝑑1−𝑡𝑢𝑘−1)𝐴𝑘
𝐵1+𝐴𝑘
  
where 𝐴𝑘 = (𝑡𝑢𝑘 − 𝑡𝑢𝑘−1) and 𝐵1 = (𝑡𝑑1 − 𝑡𝑑0) are 
the inter-pulse augend and addend durations 
respectively. 
b. 𝑇𝑚+1 = 𝑡𝑑1 .  
Moreover, the number of pulses in the resulting sum of the two 
positive polarity pulse trains is 𝑚 + 1. 
 
Proof:  
   Consider the augend and addend pulse train shown in Fig. 
3(a). In the interval (𝑡𝑢0 ,𝑡𝑢1), the rate of area per unit time due 
to addition is given by the sum of rate of area per unit time in 
the augend (
1
𝐴1
) and addend (
1
𝐵1
) respectively. The RSA in 
(𝑡𝑢0 ,𝑡𝑢1) = 1 +
𝐴1
𝐵1
 is greater than one constant area. Hence, in 
the pulse train of the resultant sum, the first pulse occurs with 
positive polarity and its timing is given by                                                                                               
 
 
 
Fig. 3. Addition of pulse trains with positive polarities. (a) Addend 
and augend pulse trains. (b) Relative position of first pulse in 
resultant sum with respect to other pulse timings. (c) Relative 
position of second pulse in relation to other pulse timings. 
 
𝑇1 =
𝐴1𝐵1
𝐴1 + 𝐵1 
= 𝑡𝑢0 +
(𝑡𝑑1−𝑡𝑢0)𝐴1
𝐴1 + 𝐵1 
=
𝑡𝑑1𝑡𝑢1
𝑡𝑑1 + 𝑡𝑢1
 (8) 
          
The resultant pulse train at this stage is shown in Fig. 3(b) and 
we have  
Excess area in (𝑇1  ,  𝑡𝑢1) =
𝐴1
𝐵1
 (9) 
Excess area time in (𝑇1  ,  𝑡𝑢1) = (𝑡𝑢1 − 𝑇1) (10) 
                   
In the next interval (𝑡𝑢1 ,𝑡𝑢2), the rate of area per unit time is 
given by 
𝐵1+𝐴2 
𝐵1𝐴2
 and RSA in the interval (𝑡𝑢1 ,𝑡𝑢2) is 
𝐵1+𝐴2 
𝐵1
. The 
NSA in the interval (𝑇1  ,  𝑡𝑢2) is given by the sum of excess 
area in (𝑇1  ,  𝑡𝑢1)  and the RSA in (𝑡𝑢1 ,𝑡𝑢2). From eqn. 9, we 
have 
𝑁𝑆𝐴 𝑖𝑛 (𝑇1  ,  𝑡𝑢2) =
𝐴1  
𝐵1
 +
𝐵1 + 𝐴2 
𝐵1
 = 1 +
∑ 𝐴𝑖
2
𝑖=1
𝐵1
 (11) 
 
The NSA in (𝑇1  ,  𝑡𝑢2) is greater than one constant area. Hence, 
the second pulse in the resultant sum occurs in (𝑡𝑢1 ,,  𝑡𝑢2) with 
positive polarity and excess area is given by 
Excess area in (𝑇2  ,  𝑡𝑢2) =
∑ 𝐴𝑖
2
𝑖=1
𝐵1
 (12) 
Excess area time in (𝑇2  ,  𝑡𝑢2) = (𝑡𝑢2 − 𝑇2) (13) 
 
The resultant pulse train at this stage is shown in Fig. 3. The 
exact area required for 𝑇2  can be obtained by subtracting the 
excess area in (𝑇2  ,  𝑡𝑢2) from one constant area. From eqn. 9, 
we have the following relations: 
1 − excess area in (𝑇1  ,  𝑡𝑢2)  =
𝐵1 − 𝐴1.
𝐵1
 (14) 
 
The time taken for (1-excess area), 𝑇1−𝑒𝑥 in  (𝑇1  ,  𝑡𝑢2) is given 
by the ratio of (1-excess area) in  (𝑇1  ,  𝑡𝑢2) to the rate of area 
per unit time in the interval (𝑡𝑢1 ,𝑡𝑢2). So, we have  
𝑇1−𝑒𝑥  = (
𝐵1 − 𝐴1.
𝐵1
) (
𝐵1𝐴2
𝐵1+𝐴2
) = (
𝐵1 − 𝐴1.
𝐵1 + 𝐴2
) 𝐴2 (15) 
 
 The second pulse time interval 𝑇2 − 𝑇1 is given by the sum of 
excess area time in (𝑇1  ,  𝑡𝑢1) and  𝑇1−𝑒𝑥 in (𝑇1  ,  𝑡𝑢2). From 
eqn. 10 and eqn. 15, the second pulse time 𝑇2 is given by 
𝑇2 = 𝑡𝑢1 + (
𝑡𝑑1 − 𝑡𝑢1
𝐵1 + 𝐴2
) 𝐴2 (16) 
 
Repeating this procedure with the interval (𝑡𝑢2 ,𝑡𝑢3), the rate of 
area per unit time is given by 
𝐵1+𝐴3 
𝐵1𝐴3
  and the RSA is 
𝐵1+𝐴3 
𝐵1
. The 
NSA in (𝑇2  ,  𝑡𝑢3) is 1 +
∑ 𝐴𝑖
3
𝑖=1
𝐵1
 which is greater than one 
constant area. Hence, the third pulse occurs in (𝑡𝑢2   ,  𝑡𝑢3) with 
positive polarity and we have  
Excess area in (𝑇3  ,  𝑡𝑢3) =
∑ 𝐴𝑖
3
𝑖=1
𝐵1
 (17) 
𝑇3  = 𝑡𝑢2 + (
𝑡𝑑1 − 𝑡𝑢2
𝐵1 + 𝐴3
) 𝐴3 (18) 
 
By induction, 𝑚𝑡ℎ pulse occurs with positive polarity and 
Excess area in (𝑇𝑚  ,  𝑡𝑢𝑚) =
∑ 𝐴𝑖
𝑚
𝑖=1
𝐵1
 (19) 
𝑇𝑚  = 𝑡𝑢𝑚−1 + (
𝑡𝑑1 − 𝑡𝑢𝑚−1
𝐵1 + 𝐴𝑚
) 𝐴𝑚 (20) 
 
In the interval  (𝑇𝑚  ,  𝑡𝑑1)  two cases arise: 
Case 1: 𝑡𝑢𝑚 < 𝑡𝑑1  
The rate of area per unit time in (𝑡𝑢𝑚 ,𝑡𝑑1) is given by 
1
𝐵1
 and the 
corresponding RSA is (
𝑡𝑑1−𝑡𝑢𝑚
𝐵1
). The NSA in (𝑇𝑚  ,  𝑡𝑑1)  is   
∑ 𝐴𝑖
𝑚
𝑖=1
𝐵1
+  (
𝑡𝑑1−𝑡𝑢𝑚
𝐵1
)  which is equal to one constant area. Hence 
 𝑚 + 1𝑡ℎ pulse occurs at 𝑡𝑑1and  𝑇𝑚+1 =  𝑡𝑑1.                                                                                       
Case 2: 𝑡𝑢𝑚 = 𝑡𝑑1 
The NSA in (𝑇𝑚  ,  𝑡𝑑1)  is   
∑ 𝐴𝑖
𝑚
𝑖=1
𝐵1
=
𝑡𝑢𝑚
𝑡𝑑1
= 1. Thus  𝑚 + 1𝑡ℎ 
pulse occurs at 𝑡𝑑1and  𝑇𝑚+1 =  𝑡𝑑1 . 
Equations 8, 16, 18, and 20 can be generalized as follows: 
  𝑇𝑘 = 𝑡𝑢𝑘−1 +
(𝑡𝑑1 − 𝑡𝑢𝑘−1)𝐴𝑘
𝐵1 + 𝐴𝑘
 (21) 
𝑇𝑚+1 =  𝑡𝑑1  (22) 
 
where 𝑘 = 1, 2, 3, ⋯ 𝑚. Thus the pulse train of the resultant 
sum of augend pulse train and addend pulse train has 𝑚 + 1 
pulses with positive polarities. 
 
Corollary 1 
Suppose that the augend pulse train has one pulse time at 
𝑡𝑢1 with positive polarity and the addend pulse train has 𝑚 
pulses with positive polarities at 𝑡𝑑𝑖 , 𝑖 = 1, 2, 3, ⋯ 𝑚 such 
that 0 = 𝑡𝑢0(= 𝑡𝑑0) < 𝑡𝑑1 < 𝑡𝑑2 … < 𝑡𝑑𝑚 ≤ 𝑡𝑢1, then the 
resultant sum of the pulse trains has 𝑚 + 1 pulses with positive 
polarities at 𝑇𝑘 = 𝑡𝑑𝑘−1 +
(𝑡𝑢1−𝑡𝑑𝑘−1)𝐵𝑘
𝐴1+𝐵𝑘
 for 𝑘 = 1, 2, 3, ⋯ 𝑚 
and  𝑇𝑚+1 =  𝑡𝑢1 . 
 
Corollary 2 
 Suppose that the augend pulse train has 𝑚 pulses with 
positive polarities at 𝑡𝑢𝑖 , 𝑖 = 1, 2, 3, ⋯ 𝑚  and addend pulse 
train has 𝑛 pulses with positive polarities at 𝑡𝑑𝑖 , 𝑖 = 1, 2, 3, ⋯ 𝑛 
such that  0(= 𝑡𝑑0) < 𝑡𝑢1 < 𝑡𝑢2 … < 𝑡𝑢𝑚−1 < 𝑡𝑑1 < 𝑡𝑑2 … <
𝑡𝑑𝑛 ≤ 𝑡𝑢𝑚, then the resultant sum of the pulse trains has (𝑚 +
𝑛) pulses with positive polarities at, 
a. 𝑇𝑘      = 𝑡𝑢𝑘−1 +
(𝑡𝑑1−𝑡𝑢𝑘−1)𝐴𝑘
𝐵1+𝐴𝑘
 where 𝑘 = 1, 2, 3, ⋯ 𝑚. 
b. 𝑇𝑚+𝑘 = 𝑡𝑑𝑘−1 +
(𝑡𝑢𝑚−𝑡𝑑𝑘−1)𝐵𝑘
𝐴𝑚+𝐵𝑘
 for 𝑘 = 1, 2, 3, ⋯ 𝑛 −
1 . 
c. 𝑇𝑚+𝑛 =  𝑡𝑢𝑚 . 
Remark: Similar results as in theorem 1, corollary 1 and 
corollary 2 hold for the resultant sum of two pulse trains with 
negative polarities.   
 
Corollary 3 
Suppose that the augend pulse train has 𝑚 pulses with 
negative polarities at  𝑡𝑢𝑖 , 𝑖 = 1, 2, 3, ⋯ 𝑚,  and addend pulse 
train has 𝑛 pulses with negative polarities at 𝑡𝑑𝑖 , 𝑖 = 1, 2, 3, ⋯ 𝑛 
such that  0 = 𝑡𝑢0(= 𝑡𝑑0) < 𝑡𝑢1 < 𝑡𝑢2 … < 𝑡𝑢𝑚−1 < 𝑡𝑑1 <
𝑡𝑑2 … 𝑡𝑑𝑛 ≤ 𝑡𝑢𝑚, then the resultant sum of the pulse trains has 
(𝑚 + 𝑛) pulses with negative polarities. 
 
D. Theorem 2: Subtraction of pulse trains 
Suppose that the augend pulse train has 𝑚 pulses with 
positive polarities at  𝑡𝑢𝑖 , 𝑖 = 1, 2, 3, ⋯ 𝑚  and addend pulse 
train has one pulse with negative polarity at 𝑡𝑑1 , such that                            
0 = 𝑡𝑢0(= 𝑡𝑑0) < 𝑡𝑢1 < 𝑡𝑢2 ⋯ < 𝑡𝑢𝑚 ≤ 𝑡𝑑1then the resultant 
sum of the pulse trains has (𝑚 − 1) pulses with positive 
polarities. 
 
Proof. 
 
Consider the pulse timings and polarity of augend and addend 
shown in Fig. 4. In the interval (𝑡𝑢0 ,𝑡𝑢1), the rate of area per 
unit time due to addition is given by the sum of rate of area per 
unit time in the augend (
1
𝐴1
) and addend (
−1
𝐵1
) respectively. The 
RSA in (𝑡𝑢0 ,𝑡𝑢1) = 1 −
𝐴1
𝐵1
 is lesser than one constant area. 
Hence, there is no resultant pulse in (𝑡𝑢0 ,𝑡𝑢1). 
Excess area in (𝑡𝑢0 ,𝑡𝑢1) = 1 −
𝐴1
𝐵1
 (23) 
 
 
 
Fig. 4. Addition of addend and augend pulse trains with different 
polarities. 
 
In the next interval (𝑡𝑢1 ,𝑡𝑢2), the rate of area per unit time is 
given by 
𝐵1−𝐴2
𝐵1𝐴2
 and the corresponding RSA is (1 − 
𝐴2
𝐵1
).  The 
NSA in the interval (𝑇1  ,  𝑡𝑢2) is given by the sum of excess 
area in (𝑡𝑢0 ,𝑡𝑢1) and the RSA in (𝑡𝑢1 ,𝑡𝑢2). 
NSA in (𝑡𝑢0 ,𝑡𝑢2) = 1 + (1 −
∑ 𝐴𝑖
2
𝑖=1
𝐵1
)   (24) 
 
As the NSA in (𝑇1  ,  𝑡𝑢2) is greater than one constant area, the 
first pulse occurs in (𝑡𝑢1  ,  𝑡𝑢2) with positive polarity and 
excess area in (𝑇1  ,  𝑡𝑢2) is given by (1 −
∑ 𝐴𝑖
2
𝑖=1
𝐵1
)  and  
Excess area time  in (𝑇1  ,  𝑡𝑢2) =  𝑡𝑢2 − 𝑇1     (25) 
 
The time taken for (1-excess area), 𝑇1−𝑒𝑥 in (𝑡𝑢1 ,𝑡𝑢2) is given 
by the ratio of (1- excess area) in  (𝑡𝑢1 ,𝑡𝑢2) to the rate of area 
per unit time in the interval (𝑡𝑢1 ,𝑡𝑢2). So, we have 𝑇1−𝑒𝑥 =
𝐴1𝐴2
𝐵1−𝐴2
. The first pulse time 𝑇1 is given by the sum of excess area 
time in (𝑡𝑢0 ,𝑡𝑢1) and  𝑇1−𝑒𝑥 in (𝑡𝑢1 ,𝑡𝑢2).  
 𝑇1 = 𝑡𝑢1 +
𝐴1𝐴2
𝐵1 − 𝐴2
  (26) 
 
In the interval (𝑡𝑢2 ,𝑡𝑢3), the rate of area per unit time is given 
by 
𝐵1−𝐴3
𝐵1𝐴3
 and the corresponding RSA is (
𝐵1−𝐴3
𝐵1
). The NSA in 
(𝑡𝑢2 ,𝑡𝑢3)  is given by 1 + (1 −
∑ 𝐴𝑖
3
𝑖=1
𝐵1
) which is greater than 
one constant area. Hence, second pulse occurs in (𝑡𝑢2 ,𝑡𝑢3) with 
positive polarity at  𝑇2 with excess area in (𝑇2  ,  𝑡𝑢3) being 
given by (1 −
∑ 𝐴𝑖
3
𝑖=1
𝐵1
).  
 𝑇2 = 𝑡𝑢2 +
(∑ 𝐴𝑖
2
𝑖=1 )𝐴3
𝐵1 − 𝐴3
 (27) 
 
Repeating the procedure in the interval  (𝑡𝑢3 ,𝑡𝑢4) , we obtain, 
 𝑇3 =  𝑡𝑢3 +
(∑ 𝐴𝑖
3
𝑖=1 )𝐴4
𝐵1 − 𝐴4
 (28) 
Excess area in (𝑇3  ,  𝑡𝑢4) = (1 −
∑ 𝐴𝑖
4
𝑖=1
𝐵1
) (29) 
 
 By induction, 𝑚 − 1𝑡ℎ pulse occurs with positive polarity and 
 𝑇𝑚−1 =  𝑡𝑢𝑚−1 +
(∑ 𝐴𝑖
𝑚−1
𝑖=1 )𝐴𝑚
𝐵1 − 𝐴𝑚
 (30) 
Excess area in   (𝑇𝑚−1 , 𝑡𝑢𝑚) = (1 −
∑ 𝐴𝑖
𝑚
𝑖=1
𝐵1
) (31) 
In the interval   (𝑇𝑚−1,  𝑡𝑑1)  two cases arises: 
 
Case 1: 𝑡𝑢𝑚 < 𝑡𝑑1 . 
The rate of area per unit time in (𝑡𝑢𝑚 ,𝑡𝑑1) is given by 
−1
𝑡𝑑1
 and 
the corresponding RSA is (−1 +
𝑡𝑢𝑚
𝑡𝑑1
). The NSA in 
(𝑇𝑚−1  ,  𝑡𝑑1)  is   (1 −
∑ 𝐴𝑖
𝑚
𝑖=1
𝐵1
) − 1 +
𝑡𝑢𝑚
𝑡𝑑1
  which is equal to 
zero. Hence, there is no pulse in (𝑡𝑢𝑚 ,  𝑡𝑑1).                                                                                       
 
Case 2: 𝑡𝑢𝑚 = 𝑡𝑑1 . 
At 𝑡𝑢𝑚 = 𝑡𝑑1 , the excess area is (1 −
∑ 𝐴𝑖
𝑚
𝑖=1
𝐵1
) which is less than 
one constant area and hence no pulse in (𝑇𝑚−1  ,  𝑡𝑑1). 
 
Equations 26, 27, 28 and 30 can be generalized as follows: 
 𝑇𝑘 =  𝑡𝑢𝑘 +
(∑ 𝐴𝑖
𝑘
𝑖=1 )𝐴𝑘+1
𝐵1 − 𝐴𝑘+1
 (32) 
 
for 𝑘 = 1, 2, 3, ⋯ 𝑚 − 1. Thus the resultant sum of two pulse 
trains, one with 𝑚 pulses (positive polarities) and the other with 
one pulse (negative polarity) yields 𝑚 − 1 pulses with positive 
polarities. 
 
Corollary 4 
Suppose that the augend pulse train has 𝑚 pulses with 
negative polarities at 𝑡𝑢𝑖 , 𝑖 = 1, 2, 3, ⋯ 𝑚 and addend pulse 
train has one pulse with positive polarity at 𝑡𝑑1such that 
0 = 𝑡𝑢0 (= 𝑡𝑑0) < 𝑡𝑑1 < 𝑡𝑑2 … < 𝑡𝑑𝑚 ≤ 𝑡𝑢1𝑡hen the resultant 
sum of the pulse trains has 𝑚 − 1 pulses with negative 
polarities. 
 
Corollary 5 
Suppose that the augend pulse train has 𝑚 + 1 pulses with 
positive polarities at  𝑡𝑢𝑖 , 𝑖 = 1, 2, 3, ⋯ 𝑚 + 1 and addend pulse 
train has 𝑛 pulses with negative polarities at 𝑡𝑑𝑖 , 𝑖 = 1, 2, 3, ⋯ 𝑛 
such that 0 = 𝑡𝑢0(= 𝑡𝑑0) < 𝑡𝑢1 < 𝑡𝑢2 … < 𝑡𝑢𝑚 ≤ 𝑡𝑑1 < 𝑡𝑑2 <
𝑡𝑑3 … < 𝑡𝑑𝑛 ≤ 𝑡𝑢𝑚+1𝑡hen the resultant sum of the pulse trains 
has 𝑚 − 1  pulses with positive polarities and 𝑛 − 2 pulses with 
negative polarities. 
 
IV. PROPERTIES OF ADDITION 
 
In this section, we study the algebraic structure of pulse train 
addition under axioms such as identity, invertibility, 
commutativity and associativity. 
A. Theorem 3: Identity, inverse and commutative elements for 
addition 
Let 𝐺 be the set of all pulse trains created by the IFC with 𝑚 
pulses of positive polarities and pulse trains with n pulses of 
negative polarities where 𝑚 , 𝑛 ∈  { 0, 1, 2, 3, ⋯ }, then 
a. 𝐺 has a unique neutral pulse train 𝐸 in 𝐺 such that 𝑃 +
𝐸 =  𝐸 + 𝑃 =  𝑃 for all 𝑃 in 𝐺.   
b. Every pulse train 𝑃 has a unique pulse train 𝑄 in 𝐺 
such that 𝑃 + 𝑄 =  𝑄 + 𝑃 =  𝐸. 
c.  For any two pulse trains 𝑃1 and 𝑃2 in 𝐺, 𝑃1 +  𝑃2  =
  𝑃2 + 𝑃1 . 
Proof. 
(i) The pulse train with no pulse and zero area is the neutral 
element in 𝐺 and denote it by 𝐸. Then 𝑃 + 𝐸 =  𝑃 =  𝐸 +
𝑃 for any 𝑃 in 𝐺. 
(ii) Let 𝑃 be any pulse train in 𝐺 having 𝑚 pulses at 
𝑡𝑢1 , 𝑡𝑢2 , … 𝑡𝑢𝑚 with positive polarities and 𝑛 pulses at 
𝑡𝑤1 , 𝑡𝑤2 , … 𝑡𝑤𝑛   with negative polarities.   Then the pulse train 𝑄 
having 𝑚 pulses at 𝑡𝑢1 , 𝑡𝑢2 , … 𝑡𝑢𝑚 with negative polarities and 
n pulses at 𝑡𝑤1 , 𝑡𝑤2 , … 𝑡𝑤𝑛   with positive polarities is called the 
additive inverse of 𝑃 and 𝑃 + 𝑄 =  𝑄 + 𝑃 =  𝐸 and 𝑄 is 
unique. 
(iii) In computing the addition of two pulse trains 𝑃1, 𝑃2  in 𝐺, 
the pulse times of 𝑃1 and 𝑃2  are arranged in the ascending order. 
This order is same for  𝑃1 +  𝑃2   and  𝑃2 + 𝑃1 . Hence the 
resultant sum of  𝑃1 +  𝑃2 is equal to the resultant sum of  𝑃2 +
𝑃1 .  
 
B. Theorem 4: Associative property of addition of pulse 
trains 
Let 𝐺 denote the set of all pulse trains 𝑃𝑖  with pulse times 𝑡𝑖, 
then the associative property holds under 𝐺 at every 𝑡𝑖, such that 
[𝑃1(𝑡𝑖) + 𝑃2(𝑡𝑖) ] + 𝑃3(𝑡𝑖) = 𝑃1(𝑡𝑖) + [𝑃2(𝑡𝑖) + 𝑃3(𝑡𝑖)]. 
 
Proof. 
 
 
 
Fig. 5. Representative example of three pulse trains to demonstrate 
intervalwise associative property. 
 
Consider the pulse trains shown in Fig. 5. Let 𝑇𝑖  be the timing 
of the pulses of (𝑃1 + 𝑃2) + 𝑃3 and 𝑇𝑖
∗  be the timing of the 
pulses of (𝑃2 + 𝑃3) + 𝑃1. In the interval (0, 𝑡𝑢1), the rate of 
area per unit time due to addition of  𝑃1 and 𝑃2 is given by 1 +
𝑡𝑢1
𝑡𝑒1
. When the rate of area due to  𝑃3 in the same interval is added 
to the sum of  𝑃1 and 𝑃2, the RSA and NSA of (𝑃1 + 𝑃2) + 𝑃3 
in (0, 𝑡𝑢1) is given by [1 +
𝑡𝑢1
𝑡𝑒1
] +
𝑡𝑢1
𝑡𝑣1
. This is equivalent to the 
RSA and NSA of (𝑃2 + 𝑃3) + 𝑃1 in (0, 𝑡𝑢1) which is given by 
[
𝑡𝑢1
𝑡𝑒1
+
𝑡𝑢1
𝑡𝑣1
] + 1.  Since the NSA in (0, 𝑡𝑢1)  determines the 
number and timing of pulses, 𝑇1, the first pulse of (𝑃1 + 𝑃2) +
𝑃3, and 𝑇1
∗, the timing of the first pulse of (𝑃2 + 𝑃3) + 𝑃1, are 
same and occur with positive polarity. Similarly we can show 
that all the other pulse timings are same i.e., 𝑇𝑖 = 𝑇𝑖
∗ 
for both (𝑃1 + 𝑃2) + 𝑃3 and (𝑃2 + 𝑃3) + 𝑃1 at every pulse 
interval. Hence [𝑃1(𝑡𝑖) + 𝑃2(𝑡𝑖) ] + 𝑃3(𝑡𝑖) = 𝑃1(𝑡𝑖) +
[𝑃2(𝑡𝑖) + 𝑃3(𝑡𝑖)]              
 
Remark: Let 𝐺 denote the set of all pulse trains 𝑃𝑖   with pulse 
times 𝑡𝑖 . In 𝐺 define addition of two pulse trains as follows: 
Suppose 𝑃1(𝑡𝑖)  and 𝑃2(𝑡𝑖) denote two pulse trains in the 
interval (𝑡𝑖−1, 𝑡𝑖), then 𝑃1(𝑡𝑖) + 𝑃2(𝑡𝑖) = resultant sum pulse 
train in (𝑡𝑖−1, 𝑡𝑖). Under this operation 𝐺 forms an Abelian 
group.  
 
  It is to be noted that associative property holds only for 
interval wise addition of all pulse trains at every pulse timing. 
Without assumption 3, the associative property is no longer 
valid. For example, let the pulse timings in Fig. 5 be given 
by 𝑡𝑢1 =
8
3⁄ 𝑚𝑠, 𝑡𝑣1 =
8
2⁄ 𝑚𝑠, 𝑡𝑢2 = 𝑡𝑣2 = 𝑡𝑒1 = 8𝑚𝑠. If 
addition is done interval wise at every pulse timing for all three 
pulse trains simultaneously, we have pulses at 
[4 3⁄ 𝑚𝑠,
8
3⁄ 𝑚𝑠,
40
9⁄ 𝑚𝑠,
56
9⁄ 𝑚𝑠, 8𝑚𝑠] for both [𝑃1(𝑡𝑖) +
𝑃2(𝑡𝑖) ] + 𝑃3(𝑡𝑖) and 𝑃1(𝑡𝑖) + [𝑃2(𝑡𝑖) + 𝑃3(𝑡𝑖)]. However, if 
𝑃1 and 𝑃2 are added first (i.e., 𝑃1 and 𝑃2 are added at every pulse 
interval) and then 𝑃3 is added at every pulse interval to the 
resultant sum of 𝑃1 + 𝑃2, the pulse timings are given by  
[4 3⁄ 𝑚𝑠,
120
43⁄ 𝑚𝑠,
40
9⁄ 𝑚𝑠,
56
9⁄ 𝑚𝑠, 8𝑚𝑠]. Now, if 𝑃1 and 
𝑃3 are added first and then 𝑃2 is added to the resultant sum of 
𝑃1 + 𝑃3, the pulse timings are given by  
[4 3⁄ 𝑚𝑠,
48
17⁄ 𝑚𝑠,
76
17⁄ 𝑚𝑠,
56
9⁄ 𝑚𝑠, 8𝑚𝑠]. Clearly, (𝑃1 +
𝑃2) + 𝑃3 ≠   𝑃1 + ( 𝑃2 + 𝑃3) and hence associative property is 
true only for interval wise addition of all pulse trains 
simultaneously at every pulse timing. 
 
V. NUMERICAL RESULTS 
 
In section III, we have shown that it is possible to 
algebraically perform addition of pulse trains in the pulse 
domain. However, in practice there are implementation issues 
that degrade the quality of addition of pulse trains.  One of the 
pivotal questions is how to handle the continuous time 
asynchronous pulses. The solution adopted here uses a time 
stamping clock that quantizes pulse times [11]. Since addition 
is implemented in time, this pulse imprecision affects the timing 
of addend and augend pulses and results in degradation of the 
output pulse train, which can be studied similarly to round off 
noise of binary arithmetic. Unlike Nyquist ADC these errors are 
dependent on the input signal shape as well as  on the clock 
frequency and, analyzing it is not straightforward as we do not 
have access to each sample [11]. Here we quantify the 
performance of pulse train addition by the signal-to-noise ratio 
(SNR) as the figure of merit. The SNR is given by 
10 log
𝑃𝑑𝑠
𝑃𝑑𝑠−𝑃𝑟𝑠
, where 𝑃𝑑𝑠 is the power of the desired signal 
 
Fig. 6. Addition of periodic pulse trains. The left panel shows the addition of pulse trains corresponding to the signals in the right panel. (a) 
The augend, addend and desired output pulse trains are obtained with the threshold, leak factor, time stamping and refractory period set at 
0.001, 40, 1μs and 0 respectively. The output pulse train calculated with the proposed pulse domain addition scheme is also shown. (b) The 
augend, addend and desired sum of the signals that correspond to the pulse trains in the left panel are shown in the analog domain. The 
reconstructed signal of the output pulse train obtained with the proposed method and the error signal are shown in the bottom of the right 
panel. The SNR is 88.87dB.   
 
obtained by adding the operands in the analog domain and 𝑃𝑟𝑠 
is the power of the reconstructed signal obtained by recovering 
the analog signal from the output pulse train. We also study the 
behavior of pulse domain addition by following an approach 
described in [11] and estimate the SNR under variations in the 
clock and threshold of the IFC. 
In fig. 6, we study the addition of two periodic pulse trains 
that correspond to augend=1V and addend=10V. These are 
periodic pulse trains, as the IPIs for a given operand are the 
same. Also, for every one pulse in the augend, there are ten 
pulses in the addend. In essence by adding the two pulse trains, 
we are adding one and ten constant areas of the augend and 
addend respectively. After addition, there has to be 11 constant 
areas or 11 pulses for every one pulse of augend (or 10 pulses 
of addend) as shown in the desired output pulse train. The 
performance of the pulse domain addition scheme is limited by 
the timing imprecision in the output pulse train and the 
recovered signal is not exactly 11V in the analog domain 
resulting in an SNR of 88.87dB obtained with the threshold, 
leak factor, time stamping clock and refractory period set at 
0.001, 40, 1μs and 0 respectively.   
The variation of the SNR with the clock for a simulated IFC 
pulse domain addition scheme is shown in fig. 7. The input 
signal, threshold, leak factor and refractory period were chosen 
as in Fig. 6 and were kept constant to ensure a constant pulse 
rate. Due to limited precision of the digital arithmetic, the SNR 
plateaus between 1ns and 100 ns, and as expected it degrades 
substantially at lower clock frequencies as the exact time instant 
at which the threshold is reached is approximated. 
 
  
 
Fig. 7. Effect of time stamping on SNR. The SNR was calculated 
for the addend and augend shown in Fig. 6 with threshold, leak 
factor and refractory period set at 0.001, 40 and 0 respectively.   
We also studied the variation of SNR with pulse rate by 
varying the threshold of the simulated IFC as shown in fig. 8. 
The input signal, clock period, leak factor and refractory period 
were chosen as in Fig. 6 and were kept constant to ensure an 
increasing pulse rate with decreasing threshold. At lower 
thresholds, the pulse rate is high and subsequently, the pulses 
are places closely together. As the IPI decreases towards zero, 
the SNR degrades due to limited precision of the digital 
arithmetic and quantization. At higher thresholds, the number 
of pulses is very low and even small imprecisions in IPI results 
in larger errors, which also degrades the SNR. Thus, there are 
trade-offs in simulated IFC pulse domain scheme between 
error, pulse rate and choice of time stamping clocks for a given 
set of operands. 
 
 
 
Fig. 8. Effect of threshold on SNR. The SNR was calculated for the 
addend and augend shown in Fig. 6 with time stamping, leak factor 
and refractory period set at 1μs, 40 and 0 respectively.   
In fig. 9, we study the addition of two aperiodic pulse trains 
that correspond to sinusoidal augend and addend signals 
of 10 𝑠𝑖𝑛(24𝜋𝑡) and 13 𝑠𝑖𝑛(24𝜋𝑡). The resulting SNR with 
the pulse domain addition method is 42.2dB obtained with the 
threshold, leak factor, clock period and refractory period set at 
0.001, 40, 1μs and 0 respectively. The error is relatively high at 
the zero crossings when compared with other regions of the 
signal. This is a direct consequence of assumption 1 where we 
assumed the threshold  is reached linearly. Near the zero 
crossings, 𝐷𝑘 is relatively large; thereby, threshold is no longer 
linear or pseudo-linear and it results in a timing error that is a 
fraction of . For instance, consider a signal transitioning from 
positive to negative amplitude. Just prior to crossing the zero 
level, the integrated area of IFC moves towards positive 
threshold. However, when the zero level is crossed as the signal 
moves into negative amplitude, the positive accumulated area 
of IFC has to transition into negative area to reach the negative 
threshold. The linear threshold assumption does not 
approximate this transition from positive to negative area. This 
results in missing pulses at zero crossings of the output pulse 
train as shown in fig. 9(a) and hence, the relatively higher errors 
near the zero level in the analog domain. Therefore if one wants 
high absolute accuracy in the relatively lower amplitude 
portions of the signal near zero level, large pulse densities will 
be needed, but the IFC representation loses competitiveness 
when compared with conventional samplers. In a positive spin, 
the noise floor is also most apparent in the low amplitude 
portions of the signal. Therefore, there is no point of 
representing the noise with more pulses. However, if 
assumption 1 is substituted by the exponential capacitor 
charging equation, it can result in lower errors as it better 
approximates the transitions near the zero level. In a future 
follow-up paper, we will handle the finite precision studies by 
considering all these aspects and derive the bounds for error.  
Throughout the paper, we had assumed the refractory period 
to be zero for deriving the theorems and obtaining the results. 
The same results can be easily extended to non-zero refractory 
period. The refractory period can be ignored in the calculation 
of RSA and can be added back to the pulse timing of the output 
pulse train; thereby, the area constraint is satisfied in the output 
pulse train with non-zero refractory period. 
 
VI. CONCLUSION 
This paper proposes a novel way of algebraically operating 
with +/- unitary pulse trains created by the integrate and fire 
converter. In this paper, we present a methodology to perform 
addition of pulse trains and prove that it obeys the properties of 
an Abelian group. Note that all the operations are defined on 
pairs of pulses, so it can be implemented online, with a delay 
given by the longest time between pulses. The addition works 
solely with time domain operators considering pulse polarity. 
The simplicity and importance of pulse train addition for signal 
processing come from the IFC. In fact, the IFC converts the 
amplitude structure of a signal into the time structure of a pulse 
train without loss of information, similar to the Nyquist 
theorem. Hence, addition of pulse trains corresponds to point 
wise addition of the corresponding analog signals that are fed 
to the pair of IFC. With the IFC constraint linking time between 
pulses to a constant area under the analog signal, the operator 
algebra can be easily implemented online, with a small delay. 
Therefore we effectively propose a methodology to 
algebraically compute with continuous amplitude and time 
signal sources. The advantage of algebraically operating on 
pulse trains is to devise alternatives to process band limited 
analog signals in real time and with potential ultra low power 
implementations without using the conventional A/D 
converters and digital signal processing approaches. One 
difficulty to achieve this goal is to develop hardware signal 
processing architectures to handle the continuous time pulses. 
Although this is not addressed in this paper, for practical 
implementation in hardware we propose to work locally with 
contiguous pulse pairs and measure time differences with 
counters (integers), which means that the resulting values of 
pulse domain addition will be rational numbers. In a future 
publication, we will propose hardware architectures for 
processing the pulse trains. We will also study its impact on the 
power consumption and accuracy experimentally 
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